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Multi-input power electronic converters (MIPEC) are increasingly gaining interest 
in the fields of renewable energy systems and hybrid electric vehicles (HEV). The main 
advantage of MIPECs is their ability to interface several energy sources and storage 
devices using a single power conversion stage. Therefore, they provide simpler control 
and smaller parts count. In this thesis, various aspects of the utilization of double-input 
(DI) converters in solar and HEV applications are explored. For instance, a DI buckboost 
topology is proposed for a photovoltaic (PV)/battery energy system. The converter is 
controlled in a way that maximum power is drawn from the PV array using maximum 
power point tracking (MPPT) techniques and the additional power is drawn from the 
battery while keeping the output voltage constant. The capability of MIPECs to process 
bi-directional power in battery/ultra-capacitor hybrid system is also investigated. In 
addition, in order to analyze system stability and to design optimal controllers, the small 
signal model of the DI buck converter is developed. The developed model can also be 
used for the implementation of different control strategies based on the particular 
application. In order to effectively share power in a DI buck converter, two new control 
methods called the coupling control and the dead-time control have been proposed. It has 
been proven analytically and through small signal analysis that these methods have better 
dynamic performance compared to conventional methods. Power sharing in a DI 
buckboost converter using the offset-time control method has been implemented and 
experimentally verified where the offset-time between the switch commands is controlled 
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1.1. NEED FOR MULTI-INPUT CONVERTERS 
 
The limited supply of fossil fuels and conventional energy sources has prompted a 
thrust on the development of renewable energy and hybrid systems. The main advantages 
of renewable energy systems are that the sources are not depleted and they provide a 
clean alternative to the fossil fuels. However, one of the disadvantages of renewable 
energy sources is they are intermittent and not reliable thus limiting the optimal 
utilization of these sources. For example, in solar and wind based renewable energy 
generating systems the generation depends on the amount of solar insolation available 
and the weather which is highly uncertain. For this purpose, these sources are needed to 
be combined or hybridized with more reliable sources of energy and energy storage 
devices (e.g. batteries). In addition, a storage element is required to act as an energy 
buffer during transients in the system thus improving the dynamics of the overall system. 
Again the storage element compensates the mismatch in power between the source and 
load. 
Thus, for a hybrid energy system, it is highly beneficial to develop a power 
management system which integrates different power sources and storage elements and 
combines their advantages through a single power conversion stage. Multi-input power 
electronic converters (MIPEC) find applications in these types of hybrid systems where 
they interface several power sources and storage devices. A battery source combined with 
a PV (photovoltaic) source can be one such application. In hybrid electric vehicles 
(HEV), it is desired for the energy source to have high power density as well as high 
energy density to cater for sudden changes in the load demand. Batteries have high 
  
2 
energy density but have low power density while ultra-capacitors have high power 
density but have low energy density, thus an ideal source for HEV would be the 
combination of both these sources. A MIPEC can be used to combine both these sources 
to utilize the high energy density of the battery as well as the high power density of the 
ultra-capacitor. A bi-directional MIPEC can be utilized for recharging the ultra-capacitor 




1.2. CONVENTIONAL APPROACH VS. THE NEW APPROACH 
 
Several topologies have been explored to interface multiple energy sources with a 
common load. The authors in [17-24] propose several converter stages in parallel with 
separate dc-dc converters for individual sources. The converters are connected to a 
common dc bus and have to be controlled independently. Several such converters like the 
interleaved boost converters [1], phase-shifted full-bridge converter [2], three-phase 
converter [3], current-fed push–pull converter [4] have been developed. The main 
disadvantage of these systems is that they are complex and have high cost due to several 
converter stages. They need a common dc bus and have separate control for each 
conversion stage making it much more difficult to control. Figure 1.1 shows the 
conventional structure for interfacing multiple energy sources. 
Instead of using several power stages, it is more advantageous to use a single 
power processing stage which integrates several inputs to form a hybrid source. A 
MIPEC can be used to interface several power sources and storage devices (shown in 
Figure 1.2). In this structure, the system voltage is regulated and the power flow between 
the energy sources and storage devices can be controlled. This structure removes the need 
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for redundant power stages of the conventional structure and thus results in lesser parts 
count. MIPECs have integrated power management, efficient thermal management, and 
centralized control compared to a conventional structure. The overall system efficiency is 
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Control of converters connected in parallel is difficult and they have limited 
operating region. For example, in a multi-input parallel buck converter (shown in Figure 
1.3) with two input voltages V1 = 100 V, V2 = 80 V, and constant output voltage V0 = 40 
V, the duty ratio for input source 1 has to be D1 = 0.4 and for input source 2, the duty 
ratio is D2 = 0.5 given by equation (1.1). Whereas, for a double-input (DI) buck converter 
(shown in Figure 1.4) with output to input voltage relationship given by equation (1.2), 
the duty ratios D1 and D2 can vary over a wide range to keep the output voltage constant.  
V0 = D1V1 and V0 = D2V2  (1.1) 
V0 = D1V1 + D2V2 (1.2) 
In HEV applications with one of the sources as battery and the other being the 
ultra-capacitor, the battery supplies constant power and the additional load demand is 
supplied by the ultra-capacitor while regulating the output voltage. The power supplied 
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by the batteries depend on the state of charge (SOC) of the battery, thus, for change in 
power drawn from the battery the power supplied by the ultra-capacitors should also be 
changed while keeping the output voltage constant. With parallel interleaved converters 
this is not possible as both the sources have to supply constant power to regulate the 
output voltage. Thus, effective power sharing can be achieved by MIPECs depending on 
the control strategies. Moreover, the control of parallel converters is complex and small 
imbalances in circuit parameters associated with voltage loop gains can cause large 
differences in the output current as discussed in [44]. The individual converters would 
interact with each other and try to regulate the output voltage, inducing oscillations in the 
output voltage. Thus, there should be some current sharing control that makes individual 















































1.3. PREVIOUS WORK 
 
Several MIPEC topologies have been reported in the literature based on non-
isolated direct link [5-8], magnetically coupled structure [9-11], and magnetic coupling 
through a high frequency transformer [12]. Again, some topologies have been developed 
using flux additivity by a multiwinding transformer [13], putting sources in series [14], 
time-sharing concept [15], dc-link coupling via a dc bus [16], and a three switch boost 
topology [17]. Several non-isolated topologies have been explored in [5, 15, 16, 25-27] 
and a comparative study of several MIPEC topologies based on cost, application 
suitability, modularity, and flexibility has been presented in [28]. Several applications of 
MIPECs in renewable energy sources comprising of wind and solar have been discussed 
in [8, 9, 29-35]. In [36] maximum power point tracking is used to get maximum power 
out of the photovoltaic array while regulating the output voltage in a double-input 
buckboost converter. The authors in [6, 7, 13, 21, 26, 37-40] discuss the applications of 
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bi-directional MIPECs in HEVs where the energy sources are batteries and ultra-
capacitors (shown in Figure 1.5). 
For analysis, control, and design of MIPECs, it is important to have some models 
that describe the behavior of the system. These models are also necessary for designing 
voltage and current compensators for the converter containing multiple loops to achieve 
various control objectives. The control objectives in a hybrid system can vary depending 
on the type of the sources. For example, in solar applications with one of the sources as a 
PV array and the other being the battery, the objective is to draw maximum power from 
the PV array. The battery is used to meet the additional load demand while regulating the 
output voltage. In an HEV with batteries/ultra-capacitors, the control objective is to 
provide constant power from batteries and ultra-capacitors are used to meet the additional 
load demand. A multifrequency, time-invariant model of multi-input buckboost converter 
has been reported in [41]. In [42], a parametric average value model of multi-input buck 
converter which utilizes corrected full-order state space averaged model has been 
presented. The small signal model of double-input buckboost converter has been 
developed and subsequently analysis and compensator design has been discussed in [43]. 
Therefore modeling these systems becomes necessary for analyzing system stability and 




1.4. THESIS ORGANIZATION 
 
In this thesis, the application of several MIPEC topologies and different control 
strategies are discussed. The future developments and widespread applications of 

























methods and to predict the dynamic behavior of the system, it is important to develop 
some models of these converters. In Section 2, detailed procedure for deriving the small 
signal model of a DI buck converter has been explained. 
The small signal models are extremely useful for designing optimal controllers for 
the system and do stability analysis for the system. In Section 3, a new control method 
called the coupling control method for the DI buck converter has been proposed. The 
small signal model developed in the previous section has been used to analyze the system 
and establish the superiority of the proposed control method to conventional methods. In 
Section 4, another control method called dead-time control has been proposed which uses 
the dead time between the switch commands as the third variable apart from switch 
commands D1 and D2 to control the power sharing in the DI buck converter. In Section 5, 




Several applications of MIPECs in renewable energy sources have been discussed 
in the literature [31-35], still a lot needs to be done in terms of exploration of new non-
isolated topologies for possible applications in renewable energy and HEVs. In Section 6, 
application of bi-directional DI buck converter topology in HEVs with regenerative 
operation has been discussed. By employing this method, the high power density and 
high energy density of the battery/ultra-capacitor system has been utilized and during 
deceleration the energy is fed back to the system. In this system, current-mode control 
technique is utilized to regulate the dc link voltage. In Section 7, a DI buckboost 
converter has been used to develop a system where one of the sources is a PV array and 
the other source is a battery. Perturb and observe (P&O) maximum power point tracking 
has been utilized to draw maximum power out of the PV array and the additional load 
demand is supplied by the battery, while keeping the output voltage constant. Conclusion 
and future work has been presented in Section 8. 
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2. SMALL SIGNAL MODEL OF DI BUCK CONVERTER 
Small signal analysis is done to predict the dynamic behavior of power electronic 
converters for variations in source, load and circuit parameters. For developing a small 
signal model, first an averaged model is developed and it is linearized about a quiescent 
operating point. Various controllers of the control system are then designed based on this 
linear time invariant (LTI) model to meet the control objective. The small signal 
modeling of the DIPEC converters and the design of the controllers based on this model 
is yet to be explored. In this section a small signal model is developed for a DI buck 
converter and the subsequent analysis of control strategies based on this small signal 




2.1. DI BUCK CONVERTER 
 
Two different topologies for the DI buck converter are discussed in [14-16, 42]. 
The non-restricted topology is selected for the small signal analysis. The circuit diagram 
of a DI buck converter, which has no mode restriction, is shown in Figure 2.1 [15]. The 
modes of operation of this topology, along with inductor and diode voltages, are shown in 
Table 2.1. It can be seen that both of the switches can be ON at the same time and thus 
there is no mode restriction. The steady-state input-output voltage relationship, inductor 
current and input currents are given by -  




0  (2.2) 
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LS IDI 11  (2.3) 
LS IDI 22  (2.4) 
where D1 and D2 are the on-time duty ratios of switches S1 and S2, respectively. V1, V2, 
V0, IL, IS1, and IS2 are the steady state input voltages, output voltage, inductor current and 
input currents at the operating point. The small signal model is developed by perturbing 
and then linearizing the system about a steady state operating point. By this method a 


































Table 2.1.  Modes of Operation of a DI Buck Converter 
Mode S1 S2 VL VD1 VD2 
I On Off V1-V0 -V1 0 
II Off On V2-V0 0 V2 
III Off Off -V0 0 0 





2.2. DEVELOPMENT OF THE SMALL SIGNAL MODEL 
 
The small signal model of any power electronic converter is developed by first 
determining the inductor voltage, capacitor current, and input currents. The inductor 
voltage and input current waveforms are shown in Figure 2.2, with the dotted lines giving 
the averaged values of the currents and voltages. Equations (2.5) to (2.8), derived from 
these waveforms, give the low frequency averaged equations for inductor voltage, 
capacitor current and input currents for the DI buck converter. These equations neglect 
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Figure 2.2. DI Buck converter waveforms: (a) inductor voltage, (b) input current due to 

















Figure 2.2. DI Buck converter waveforms: (a) inductor voltage, (b) input current due to 





The detailed procedure for deriving these equations has been described in [43, 
48]. The voltages and currents are averaged over one switching period TS, where 
switching period TS is equal to inverse of switching frequency fS. These equations are 
nonlinear as they involve multiplication of two time varying quantities, so they have to be 
linearized about the operating point. For developing the small signal model small ac 
variations are superimposed about the operating point. The time varying quantities along 
with the superimposed ac variations are given by -  
)(ˆ)( tiIti LLTL S
 











)(ˆ)( 111 tiIti SSTS S
 
)(ˆ)( 222 tiIti SSTS S
 
)(ˆ)( 111 tdDtd  
)(ˆ)( 222 tdDtd  
Where all the quantities in upper case are the steady state values at the operating 
point. The magnitudes of the ac variations are considered to be very small compared to 
the steady state values. First step for developing the small signal model is to perturb the 
equations about an operating point by substituting equation (2.9) in (2.5) to (2.8). The 
next step is to linearize the non-linear equations by neglecting the non-linear second 















)(ˆ 00  
(2.11) 
)(ˆ)(ˆ)(ˆ 111 tiDItdti LLS  
(2.12) 
)(ˆ)(ˆ)(ˆ 222 tiDItdti LLS  
(2.13) 
Equations (2.10) to (2.13) give the linearized model of the DI buck converter 
about a steady state operating point. 
Figure 2.3 shows the circuit equivalent of the small signal model based on 
equations (2.10) through (2.13). The input side of the model has independent current 
sources with control signal perturbations  and  and dependent current sources 
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with inductor current perturbations . The output side of the model has the 
independent voltage sources with control signal perturbations  and and 
dependent voltage sources with input voltage perturbations  and  The small 
signal model is used for deriving the voltage and current compensators that can realize 
the control objective of keeping the output voltage constant while drawing constant 


































2.3. DI BUCK CONVERTER TRANSFER FUNCTIONS 
 
The equivalent small signal circuit model developed (as shown in Figure 2.3) in 
the previous section is used for deriving the transfer functions of the converter. The 
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analysis is done in the frequency domain with bode plots by converting equations (2.10) 
to (2.13) to frequency domain using the Laplace Transformation. The equations in 
frequency domain are as follows -  






)(ˆ)(ˆ 00  
(2.15) 
)(ˆ)(ˆ)(ˆ 111 siDIsdsi LLS  
(2.16) 
)(ˆ)(ˆ)(ˆ 222 siDIsdsi LLS  
(2.17) 
The small signal model has four input variables – (i) two control input 
perturbations  and , and (ii) two input voltage perturbations  and . 
The transfer functions of the converter describe the behavior of the system for variations 
in the input. In some topologies, like DI buckboost converter toplogy, they also explain 
the right-half-plane zeroes and resonances in a converter system, and can also be used to 
derive the output and input impedances of the system. 
From equations (2.14) and (2.15) the control to output transfer functions Gv0d1(s) 
and Gv0d2(s) due to inputs 1 and 2, respectively, are derived by setting other inputs to 
zero. These transfer functions describe the variations in output voltage  for 













































Similarly the control to inductor current transfer functions GiLd1(s) and GiLd2(s) are 
derived by setting the control input variations of the other input and the input voltage 
variations to zero in (2.14) and (2.15). The transfer functions hence derived describe the 



















































Again by substituting (2.20) and (2.21) in (2.16) and (2.17), the control to input 


























































2.4. SIMULATION RESULTS 
 
The small signal model is verified by simulating the DI buck converter and 
measuring the small signal variations in the input currents and output voltage for small ac 
variations in control inputs  and . The measured values are then compared with 
the bode plots of the transfer functions derived from the small signal model. The DI buck 
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converter is simulated with V1 = 75 V, V2 = 60 V, f = 50 kHz, D1 = 0.4, D2 = 0.4, V0 = 
54 V, L = 100 µH, C = 50 µF, and R = 15 Ω. Small ac variations are introduced in one of 
the control inputs while the other is kept constant. The ac variations that are introduced is 
, where f is the frequency of the ac variations that is introduced in 
the control input. The frequency is varied and the variations in various currents and 
voltages are recorded and converted into dB to be compared with that obtained from the 
bode plots of the transfer functions derived from the small signal model. In Figure 2.4, 
Gv0d1_sim shows the recorded values, of the both magnitude and phase, from the simulation 
and it is matched with the bode plot of Gv0d1(s) transfer function obtained from the small 
signal model. Figures 2.4 to 2.7 show that the simulated results match the bode plots of 
all the transfer functions obtained from the developed small signal model. 
In this section the small signal model has been developed for a DI buck converter 
and has been verified by simulations. The small signal model provides us a powerful tool 
in determining the dynamic behavior of the system. The developed model is used in the 
design of optimal compensators for stable closed-loop operation. In the following section 
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Figure 2.7. Bode magnitude and phase plots for Gis2d2(s). 
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3. COUPLING CONTROL METHOD FOR DI BUCK CONVERTER 
The conventional method to control DIPECs is based on the control of one of the 
switch currents while maintaining constant output voltage [43]. The most straightforward 
control structure is based on having independent current and voltage control loops. 
However, the conventional control does not exhibit good dynamic response when a 
sudden change in the switch current reference or load happens. In this section a new 
control method called the coupling control method is introduced which is based on the 
coupling of current and voltage loops of the conventional control structure. Since the 
output from the current loop is combined with the output of the voltage loop and vice-
versa the dynamic response is improved significantly. The small signal model developed 
in the previous section is used to analyze both the control methods to show the 




3.1. COUPLING CONTROL STRATEGY 
 
Figure 3.1 shows the block diagram of the conventional control method for a DI 
buck converter. According to the control strategy, one of the input currents is controlled 
keeping the output voltage constant. Figure 3.1 shows the conventional control method 
where a current compensator is used to control one of the input currents and a voltage 
compensator is utilized to control the output voltage. It can be seen that the control signal 
from the voltage compensator is used to generate d2, the switch command for switch S2. It 
can also be observed that control signal from the current compensator is used to generate 






































In many applications, the fast dynamics of is1 is desirable. Hence, a new modified 
method is introduced called the coupling method which can help improve the dynamic 
response of the converter even with large load variations. As shown in Figure 3.2, this 
method is based on coupling the output of the voltage and current compensators. This 
coupling makes both the compensators to participate in the regulation of the input current 
and output voltage. When iref1 is decreased the output of current compensator is decreased 
and hence d1 is decreased and it reduces is1. Moreover, based on a negative sign in the 
coupling method, the output of current compensator will make d2 to increase and hence 
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is2 increases faster. Since the load is constant, the increase in is2 helps to decrease is1 








































The small signal model developed in the previous section is used to design the 
current and voltage compensators. In the conventional method, the current and the 
voltage loops are considered to be independent and the voltage and current compensators 
are designed accordingly. 
Figures 3.3 and 3.4 show the voltage and current loops of the converter. Gvc(s) 
and Gic(s) are designed to get desired phase and gain margins for the loop gains Tv(s) and 
Ti(s). Transfer functions Gv0d2(s) and Gis1d1(s) are derived in the previous section from the 
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small signal model of the DI buck converter. The voltage compensator is Type III and the 
current compensator is Type II. The designed compensators given in equations (3.3) and 
(3.4) are used for the proposed method also. 
)()()( 20 sGsGsT dvvcv  
(3.1) 





















































From Figures 3.5 and 3.6, it can be observed that the voltage and current loop 
gains Tv(s) and Ti(s) have improved phase and gain margins compared to open loop gains 
)(20 sG dv  and ).(11 sG dis  
Figure 3.7 shows the small signal model for the coupling method. The model is 
used to derive  and output impedance Z0(s). By doing some 
mathematical manipulation the  for both conventional and coupling methods can 
be obtained as follows -  
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Figure 3.8 shows the bode plots of  transfer function for both the 
conventional and coupling control methods. As seen the gain of the transfer function for 
the new control method is less than the gain for the conventional method. It shows that 
the sensitivity of the output voltage to changes in is1 for the new method is less than the 
conventional method. Hence, the dynamic response of the output voltage due to change 
in input current is faster for the proposed method. 
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To get the output impedance transfer function an ac current source is added to the 
circuit in Figure 3.7. Again, by doing some mathematical manipulation the 

























































Figure 3.9 shows the output impedance Z0(s) transfer function for the converter 
with both the control methods. As seen the output impedance for the new method is less 
than the conventional one. It shows that the sensitivity of the output voltage to change in 
the load for the new control method is less than the conventional method. Hence, the 
output voltage disturbance due to changes in load current is rejected sooner for the new 
method compared to the conventional method. Simulation results which are presented in 











Figure 3.8. Bode magnitude and phase plots of  for both the methods. 
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3.2. SIMULATION RESULTS 
 
A DI buck converter with V1 = 75 V, V2 = 60 V, f = 50 kHz, V0 = 54 V, L = 
100 µH, C = 50 µF is simulated with both the control methods. At t = 0.01 s, there is a 
step change in iref1 from 2 A to 1 A. Figure 3.10 shows the output voltage v0 for both the 
conventional and coupling methods. As predicted based on the small signal analysis, the 
output voltage disturbance when current reference iref1 changes is negligible in the case of 
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coupling method. Figures 3.11 and 3.12 show the results for is1 and is2, respectively. Both 
the figures clearly show that the coupling method has a better performance compared to 






Figure 3.10. Output voltage v0 waveform for both conventional and coupling methods for 







Figure 3.11. Average current from input source 1 is1 for both conventional and coupling 
methods for step change in iref1 from 2 A to 1 A. 
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Figure 3.12. Average current from input source 1 is2 for both conventional and coupling 





Again at t = 0.01 s step change in load from 10 Ω to 15 Ω is introduced. Figure 
3.13 shows output voltage v0 for the both conventional and coupling methods. As 
predicted based on small signal model, the output voltage disturbance when the load 
changes is less for coupling method compared to the conventional method. Figures 3.14 
and 3.15 show the results for is1 and is2 currents respectively. It can be seen that the 
coupling method shows better performance compared to the conventional method. 
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Figure 3.13. Output voltage v0 waveform for both conventional and coupling methods for 








Figure 3.14. Average current from input source 1 is1 for both conventional and coupling 
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Figure 3.15. Average current from input source 1 is2 for both conventional and coupling 





In this section a new control method has been proposed for power sharing in DI 
buck converter. The proposed method shows better dynamics for changes in input 
reference current or load compared to the conventional method with independent control 
of voltage and current loops. Small signal analysis has been done to validate the proposed 
method. 
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4. DEAD TIME CONTROL FOR DI BUCK CONVERTER 
In this section, it is shown that in a DI buck converter the dead-time between the 
two switching commands directly affects the input currents. Therefore, this dead-time can 
be used as the third control input in addition to the two duty ratios. Using this additional 
control input, improves the dynamic performance of the system. The newly devised 




4.1. DI BUCK CONVERTER MODES OF OPERATION 
 
Two different topologies for the DI buck converter are discussed in [14-16, 25, 
42].  The circuit diagram of a restricted DI buck converter is shown in Figure 4.1 [15, 
42].  This topology has a mode restriction and the inductor cannot be energized by both 
of the sources at the same time.  In other words, both switches S1 and S2 cannot be ON at 
the same time [42].  The modes of operation of the restricted DI buck converter are 
shown in Table 4.1.  In Figure 4.2, the circuit diagram of the non-restricted DI buck 
converter topology is presented [16, 25].  The modes of operation of this topology are 
shown in Table 4.2 and it can be seen that both of the switches can be ON at the same 
time [25].  In this section, the non-restricted DI buck converter is considered for the 
development of the dead-time control scheme.  The results can easily be extended to the 














Table 4.1.  Modes of Operation of a DI Restricted Buck Converter 
Mode S1 S2 VL VD 
I On Off V1-V0 -V1 
II Off On V2-V0 -V2 
III Off Off -V0 0 



































For both topologies, the steady-state input-output voltage relationship is 
22110 VDVDV  (4.1) 

















Mode S1 S2 VL VD1 VD2 
I On Off V1-V0 -V1 0 
II Off On V2-V0 0 -V2 
III Off Off -V0 0 0 
IV On On V1+V2-V0 -V1 -V2 
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4.1.1. Dead-Time Control Scheme Considering Modes I, II, and III.  Modes I, 
II and III are common in both topologies.  The equations in this sub-section are 
developed based on the assumption that the operation of the converters is restricted to 
these three modes.  The steady-state inductor current waveform in this case is shown in 




































Equations (4.2), (4.3), and (4.4) describe imax1, imax2, and imin2 as functions of imin1 
which is the inductor current at the beginning of the switching cycle. 
If one tries to find the average inductor current in Figure 4.3, they should find the 
















ii L  (4.5) 
Again average inductor current IL for a resistive load R is equal to 
RVIi LL /0  (4.6) 
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Equations (4.2), (4.3), (4.4), (4.5) indicate that imax1, imax2, imin1, and imin2 all 
depend D21T which is named as the dead-time.  Now, the average current equations for 










Average switch currents <is1> and <is2> can be described by the following 
equations 
1




i i i  (4.7) 
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i i i  (4.8) 
Considering equations (4.7) and (4.8), it can be concluded that dead-time D21T 
can be used to control the average value of input currents <is1> and <is2>. The ratio 



















Consequently, α can be controlled as well.  Therefore, it can be concluded that 
D21 can be used as a control variable when the ratio between the input currents is desired 
to be controlled. 
4.1.2. Dead-Time Control Scheme Considering Modes I, II, III, and IV.  The 
inductor current waveform when Mode IV is also included is depicted in Figure 4.4.  
Mode IV only takes place in the non-restricted DI buck converter when the conduction of 
the switches overlaps.  In this mode, both of the switches are ON for the overlap time 
D12T.  The average current equations are derived from the inductor current waveform.  It 

































1min2max  (4.12) 
Equations (4.10), (4.11), and (4.12) describe imin2, imax1, and imax2 as functions of 
imin1 which is the inductor current at the beginning of the switching cycle. 
Similar to the previous sub-section, one can find imin1 by attempting to find the 


































































2  (4.15) 
From equations (4.13), (4.14), and (4.15), it can be observed that average switch 
currents <is1> and <is2> are related to imin1 which in turn is related to dead-time D21T.  
Thus, it can be concluded that average switch currents are dependent on the dead-time 
D21T even in Mode IV. From Figure 4.5, it can be observed that the range of α w.r.t D21is 
increased due to Mode IV. The non-overlap region corresponds to Modes I, II, III and the 
overlap region corresponds to Mode IV. Thus the non-restricted topology (Figure 4.2) has 





















4.2. IMPLEMENTATION OF DEAD-TIME CONTROL 
 
The dead-time control scheme for the non-restricted DI buck converter is 
implemented by using D21 as an extra control variable.  The control objective of 
regulating output voltage V0 while average source currents <is1> and <is2> are controlled 
can be achieved with the help of a voltage compensator, a current compensator, and a 
dead-time compensator which will regulate the dead-time D21T.  The block diagram of 
the system is shown in Figure 4.6.  Switch currents is1 and is2 are sensed and fed to the 
current compensator and the dead-time compensator.  In the dead-time compensator, the 
measured current values are converted into average values <is1> and <is2>.  Alpha (α) is 
calculated for each cycle as <is1>/<is2> and compared with the αref value which is 
Iref1/<is2>.  The current compensator is used to regulate the average current <is1> to the 























reference value of Iref1 through the control of duty ratio D1 and the value of Iref1 is varied 
by a system level controller when the power supplied by the second source varies.  The 
voltage compensator is used to regulate output voltage V0 to a constant value through the 
control of duty ratio D2.  Initially phase delay (PD) control was explored. In this control 
method the delay in phase between switch commands S1 and S2 is used to vary the dead-
time. From Figure 4.5 it can be observed that α vs D21 plot is parabolic, α first decreases 
for increase in D21 and attains a minimum value Amin and again starts increasing. From 
Figure 4.5, it can also be observed that initially the PD is zero i.e. D21 is maximum, 
which corresponds to point A in the plot. The operating points of Figure 4.7 and Figure 
4.8 correspond to points A and B of Figure 4.5, respectively, which is in the unrestricted 
region of the plot. When the PD is increased, the transition of the operating point happens 
from point A to B. It is observed that the range of α is limited due to the parabolic nature 
of α vs D21 plot. Thus the main drawback of PD control is that it operates in the region 




































































Dead-time control is implemented to utilize the maximum range of α. In this 
method D21 starts from zero, as shown in Figure 4.9, and varies till α reaches Amin, thus α 
varies in the entire extended range (shown in Figure 4.5). Figure 4.9 and 4.10 correspond 
to points C and D of Figure 4.5, respectively. The PWM implementation of dead-time 
control is shown in Figure 4.11. The control signals for D2 and D21 are passed through 
PWM2 block in which a negative-slope ramp is used to generate the pulses S2 and S21.  
However, PWM1 block is a conventional PWM block with a positive-slope ramp being 













































4.3. SIMULATION RESULTS 
 
The relationship between α and dead-time D21 is depicted in Figure 4.12.  In this 
figure, the duty ratios are selected in a way that the output voltage remains constant. It 
can be observed that the profile of the curve depends on the input voltages and duty ratios 
and α can be greater than or less than 1 depending on the operating point.  It can also be 
observed that there are two regions of operation which are 1) the restricted (non-overlap) 
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region which is represented by the thin curve and 2) the non-restricted (overlap) region 
which is represented by the thick curve.  In the non-overlap region, the system operates in 
Modes I, II, and III and the relation between α and D21 are based on the equations derived 
in sub-section 4.1.1.  In the overlap region, the system operates in Modes I, II, III, and IV 
and the relation between α and D21 derived in sub-section 4.1.2.  It must be noted that 
when the dead-time control scheme is used for the non-restricted DI buck converter, 
shown in Figure 4.2, the system can operate in both overlap and non-overlap regions.  


















































































Only the negative slope regions of the curves in Figure 4.12 are used in control 
implementation.  This negative slope is the reason that a negative-ramp PWM scheme is 
chosen for PWM2 block.  The following compensators are used to control the system: 
dead-time compensator (28,000/s), a current compensator Gc1(s) and a voltage 



























First, the converter is simulated with only dead-time control loop closed and V1 = 
75 V, V2 = 60 V, f = 50 kHz, D1 = 0.4, D2 = 0.4, V0 = 54 V, L = 100 µH, C = 50 µF, and 
R = 15 Ω remain constant. For a step change in αref from points α2 (αref = 0.9) to point α1 
(αref = 1.3) as shown in Figure 4.12, the response of α is depicted in Figure 4.13.  The 
system is then simulated with only two of the three control variables D1 and D2 being 
controlled for a constant load of 25 Ω, Vref = 54 V and for a partial shading or decrease in 
state of charge situation where the Iref1 decreases from 1 A to 0.5 A. 
The same test is carried out with all the three control variables controlled, i.e., D1, 
D2 and D21 and in this case also Vref = 54 V and Iref1 decreases from 1 A to 0.5 A.  The 
average switch currents Is1, Is2 and the output voltage V0 waveforms for the system with 
and without dead-time control are compared in Figures 4.14, 4.15, and 4.16, respectively.  
It can be clearly seen from Figures 4.14 and 4.15 that the Is1 is settling at the commanded 
currents of 1 A and 0.5 A and the other current Is2 is changing accordingly to meet the 
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load demand.  It can also be observed from Figures 4.15 and 4.16 that the Is2 and V0 are 
settling much faster when dead-time control scheme is included in the system.  And it can 
also be observed from Figure 4.16 that the output voltage V0 has a lower overshoot for 
the case with dead-time control when compared to the case without dead-time control 
which clearly indicates that the dynamic performance of the system is improved when 
dead-time D21 is also controlled along with the switch commands D1 and D2.  Therefore, 
though the control objective is achieved in both the cases including the dead-time control 
scheme speeds up the system and gives an extra degree of freedom in controlling the 










































































































Another control method called the dead-time control has been introduced in this 
section. It is shown that the dead-time between switch commands has a direct impact on 
the input currents and can be used as an additional variable for control. In this control 
method the dead-time between the switch commands D21 is used as a third variable apart 







































5. EXPERIMENTAL RESULTS 
In hybrid systems, it is important to control the amount of power drawn from each 
of the sources. When the power supplied by one of the sources decreases, the power 
drawn from the other source must be effectively managed to meet the load demand. 
Power sharing is necessary in hybrid energy systems like the wind-solar or battery/ultra-
capacitor combinations. In [45], the author proposes the offset-time control for the closed 
loop control of the converter. It has been analytically proven that the offset-time control 
has better dynamics compared to the conventional method of independent control of 
control variables D1 and D2. In this method, the offset time D12T (see Figure 5.2) or the 
delay between switch commands is utilized as an additional control variable in addition 
to the actual control variables D1 and D2. The offset-time control method has been 




5.1. DI BUCKBOOST CONVERTER 
 
Figure 5.1 shows the circuit diagram of the DI buckboost converter. This topology 
has mode restriction and both the switches S1 and S2 cannot be ON at the same time. 
Table 5.1 shows the modes of operation and inductor voltage of the converter. Figure 5.2 
shows the typical inductor current waveform for the converter, where D1 and  D2 are the 
ON time duty ratios of switches S1 and S2. Again, D12 and D21 are the offset-time duty 
ratios or the delay between the switch commands. The input to output voltage 






































Table. 5.1. Modes of Operation of a DI Buckboost Converter 
Mode S1 S2  VL 
I ON OFF V1 
II OFF ON V2 
III OFF OFF -VO 






















5.2. OFFSET-TIME CONTROL 
 
Figure 5.3 shows the block diagram of the overall system. The output voltage of 
the converter v0 is regulated to a reference voltage Vref by controlling D1 through a 
voltage compensator. The input current from source 2 (is2) is regulated to a reference 
current Iref2 by controlling D2 through a current compensator. In Figure 5.4, offset-time 
controller is shown where the average input currents is1 and is2 are calculated by 
integrating the switch currents over one switching cycle. The ratio of these currents gives 
α which is proportional to D12. The relationship between α and D12 can be obtained by 
substituting equations (5.3) and (5.4) into (5.5). Figure 5.5 shows the typical plot between 
α and D12, it can be observed that they almost have a linear relationship. The offset time 
duty ratio can be obtained by integrating the error between α and αref , which is the ratio 
of is1 and iref2. Therefore a third loop is added to the system that controls the delay 
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5.3. IMPLEMENTATION OF OFFSET-TIME CONTROL 
 
The DI buckboost converter is designed and implemented for frequency of 30 
KHz. A dual DC supply BK Precision 1761 DC Power Supply is used for the isolated 
voltage sources with 820μF input capacitors. Switches S1 and S2 are realized by N-
channel MOSFETs STP20NF20. Schottky diodes MBR40250G are used for D1 and D2, 
the same diodes are used as blocking diodes for negating the effect of the anti-parallel 
diodes of the MOSFETs. To remove the high frequency oscillations in the switch currents 
RC-snubbers are used across the switches. Inductor of 180μH is used which is rated for a 
current of 11.4 A and has dc resistance of 0.045 Ω. Output capacitor of 47 μF is used 
with a constant load resistance of 15 Ω. 
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The converter was initially implemented without any closed loop control with the 
source voltages V1 = 8.6 V and V2 = 6.8 V, a dual supply signal generator was used to 
generate the duty ratios D1 and D2. The switch commands were applied to the MOSFETs 
through optocoupler drivers FOD3180. The inductor current is sensed by a sensing 
resistor RSENSE. The value of RSENSE used is 0.1667 Ω and the sensed current is then 
amplified by a factor of 6 to get the actual waveform. Figure 5.7 shows the output voltage 
V0, inductor current IL, and switch commands S1, S2 waveforms. It can be seen that for D1 







Figure 5.7. Output voltage V0 and inductor current IL waveforms for open loop operation 
with different D12. 










































Figure 5.7. Output voltage V0 and inductor current IL waveforms for open loop operation 





The converter was then implemented with only voltage mode control; the circuit 
diagram for the same is shown in Figure 5.8. The voltage mode controller UC3526AN is 
used for generating the switch commands which are synchronized at the leading edges. 
Duty ratios D1 and D2 are always equal for this control. The output voltage of the 
converter is set by a 100 KΩ potentiometer across the output resistor. The frequency of 
the converter is set by selecting suitable values of CT, RT and RD values for the oscillator 
of the controller UC3526AN. Vref is 5.1 V which is obtained from the 18
th
 pin of the 
controller. The voltage compensator is realized by the error amplifier of the controller as 

















































































































































































































































































































































































































































































































From Figure 5.10, it can be seen that for V1 = 10.2 V, V2 = 8.8 V, and f = 30.3 
kHz, output voltage V0 is maintained at the reference voltage Vref = 9.3 V and V0 is kept 
































Average currents <is1> and <is2> are calculated by integrating the input currents 
is1 and is2 over one switching cycle using the dual switched integrator ACF2101 and then 
sampling the current at the end of the switching cycle using sample and hold amplifier 
AD783. The ratio of input currents α and αref is calculated by using the divider circuit of 
multiplier AD532 (see Figure 5.11). 
Switch commands D1, D12 and D2 are synchronized at the falling edge. The 
synchronizing is done by connecting the differentiated signals of D1 pulses to the 12
th
 pin 
(SYNC) of voltage controller UC3526AN that produces D12 (as shown in Figure 5.12). 
Similarly, D12 and D2 are synchronized with each other; D12 then becomes the delay 
between switch commands D1 and D2 (see Figure 5.13).  
The offset-time controller (see Figure 5.4) with current compensator (GIC) and α-
compensator (GOC) is implemented by the error amplifier of the controller UC3526AN. 





























































































































































































































































Figure 5.11. Circuit diagram for calculation of average currents <is1> and <is2> and ratio 





















































































































































































































































































































































































































































































Figure 5.14 shows the V0, IS1, IS2, and Iref2 waveforms with all the three loops 
closed. The input voltages V1 = 10.2 V, V2 = 8.8 V, and f = 30.3 KHz. Again, Vref and Iref2 
are set at 9.3 V and 0.3 A, respectively. The measured IS1, IS2, and Iref2 are amplified by a 
factor of 20 to reject measurement noise. From Figure 5.14, it can be seen that V0 is 
regulated at 9.3 V, IS2 at 0.3 A, and IS1 is 0.275 A. For a step change in Iref2 from 0.3 A to 
0.225 A, IS2 follows Iref2 and IS1 increases to cater the load while keeping the output 

























Figure 5.14. V0, IS1, IS2, and Iref2 waveforms with offset-time control. 
 























































It has been experimentally verified that effective power sharing can be achieved 
in a DI buckboost converter by offset-time control method. In this method, the ratio of 
input currents is used to control the offset-time between the switch commands for better 
dynamic performance. The offset-time has a near linear relationship with the ratio of 
input currents and hence can be used as a third variable for achieving the control 
objective. 



















6. BI-DIRECTIONAL DI BUCK CONVERTER FOR HYBRID ELECTRIC 
VEHICLES 
MIPECs can find applications in hybrid electric vehicles where the objective is to 
integrate sources which have high power density (e.g. ultra-capacitors) with other sources 
that have high energy density (e.g. Batteries). This way the advantages of both types of 
sources can be obtained [39]. In these types of applications the control objective is to 
supply the peak load demand from the source having the higher power density while the 
base load is supplied by the other source having higher energy density, thus the ultra-
capacitors can be used to supply the peak load demands and the battery can be used to 
supply the base load. During regenerative braking, the energy can be stored back in the 

















Figure 6.1. Block diagram of a bi-directional MIPEC in hybrid electric vehicle. 
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6.1. BI-DIRECTIONAL DI BUCK CONVERTER 
 
The DI buck converter (shown in Figure 6.2) is connected to a permanent magnet 
synchronous machine (PMSM) to implement the scheme shown in Figure 6.1. In this 




























This topology is bi-directional and for achieving the control objective the 
transistors are needed to be switched in a manner so that in the motoring mode the 
capacitor supplies the load whenever its voltage is greater than vdc otherwise the load is 
supplied by the battery. When the motor is decelerating then the energy is stored in the 
capacitor. This is called the regenerative mode. The different modes of operation of the 
system are described below. 
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6.1.1. Mode I (Capacitor Discharging Mode).  In this mode, the PMSM is 
running as a motor and the ultra-capacitor supplies the power to the motor till the voltage 
of the ultra-capacitor Vcap falls to dc link capacitor voltage vdc. In this mode, transistors 
T1a, T1b, T2b, and T3 are OFF. The converter acts as a buck converter with a current mode 
controller used to generate switch command d2 for transistor T2a to regulate vdc at the 
commanded voltage vdc* (shown in Figure 6.3). When the capacitor discharges to the 
commanded dc link voltage, it will not be able maintain vdc at the commanded value since 
the converter is acting as a buck converter. So the minimum voltage to which the ultra-
capacitor is to be discharged is kept equal to or slightly greater than the commanded dc 








































6.1.2. Mode II (Battery Only Mode).  Once the ultra-capacitor is discharged and 
its voltage becomes minimum, the source is switched from the ultra-capacitor to the 
battery to supply the motor load. In this mode, transistors T1b, T2a, T2b and T3 are OFF 
(shown in Figure 6.4). The converter is operating as a buck converter and the current 
mode controller is used to generate switch command d1 for transistor T1a to maintain the 
dc link voltage at commanded value vdc*. 
6.1.3. Mode III (Regenerative Mode).  In this mode the PMSM is decelerating 
and starts acting as a generator. The objective of this mode is to store the generated 
energy in the ultra-capacitor. In this mode, transistors T1a, T1b, and T2a are OFF and 
switch T2b is always ON and transistor T3 is controlled by the current mode controller to 
maintain the dc link voltage vdc. The PMSM acts as a source and the ultra-capacitor is the 
load and the converter operates as a boost converter charging the ultra-capacitor. Thus the 







































































6.2. SIMULATION RESULTS 
 
The brushless DC drive with the hysteresis current regulation is implemented with 
an ideal battery source connected to a round rotor PMSM through an inverter (as shown 
in Figure 6.6). The PMSM has P = 4, rs = 0.11 Ω, Ls = 0.25 mH, J = 0.38 kgm
2





/s and = 1.3 Vs. The commanded torque Te* is applied and the commanded 


























Figure 6.6. Brushless dc drive with hysteresis current regulation connected to bi-





The bidirectional DI buck converter with the battery voltage Vbatt = 600 V, 
capacitance of the ultra-capacitors is Ccap = 1 mF with initial voltage Vcap = 500 V, L = 20 
mH and the dc link capacitor C = 10 mF is simulated with the PMSM load (as shown in 
Figure 6.2). The ultra-capacitor value has been chosen such that the capacitor charging 
and discharging can be observed. The hysteresis control is used with hysteresis limits h = 
±1 A. The commanded torque Te* is obtained from the PI controller of the speed control 
(as shown in Figure 6.7). In the simulation, the speed control gains are set to Kp = 5000 
and Ki = 1000. The current mode control is employed to achieve better control of 
  
79 
inductor current. The PI controller used for generating the inductor reference current iL* 
is Gvc(s) = (20s+2)/s and the PI controller used for maintaining the inductor current to iL* 
is Gic(s) = (s+0.1)/s. The vdc* is set to 300 V and the minimum voltage to which the ultra-





















At t = 0.005 s the commanded speed ωrm* is increased and the machine runs in 
the motor mode. The speed is increased to 20 rad/s and a positive torque is commanded, 
it can be observed from Figure 6.8 that the ultra-capacitors are discharging. For this mode 
the icap and iL are positive and Vcap reduces which shows that the power is flowing from 
the ultra-capacitors to the machine. Vcap reduces to 310 V and remains constant, at this 
time the machine is supplied only from the batteries. At t = 0.045 s, the commanded 
speed is reduced to zero which means the machine is decelerating and a negative torque 
is commanded, the machine is now operating in the regenerative mode and charges the 
ultra-capacitors. It can be seen from Figure 6.8 that Vcap is increasing and reaches 466.5 
V. The ultra-capacitor voltage reached during the regenerative mode is less than the 
initial voltage of 500 V because there are some losses in the armature resistance and 
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windage losses. Also, the icap and iL are negative during the regenerative mode which 































































































































Figure 6.8. Simulated waveforms for bidirectional DI buck converter connected to 





In this section the bi-directional power flow in MIPECs and its potential 
applications in HEVs have been explored. The bi-directional DI buck converter has been 
simulated using battery/ultra-capacitor sources. During acceleration the power flows from 
the battery/ultra-capacitors to the machine and the ultra-capacitors are discharged and 



































































7. DI BUCKBOOST CONVERTER FOR SOLAR APPLICATIONS 
In this section, an application of multi-input converters for renewable energy 
sources is discussed. Renewable energy sources like wind, solar etc. are generally 
unreliable and intermittent and therefore need to be integrated with more reliable energy 
sources such as battery with multi-input converters. One such application is combining 
the PV (photovoltaic) array with the battery using a DI buckboost converter. It is required 
that the PV array delivers the maximum power, which may or may not cater for the load, 




7.1. PERTURB AND OBSERVE MAXIMUM POWER POINT TRACKING 
ALGORITHM 
 
Figures 7.1 and 7.2 show the typical PV array characteristics. It can be observed 
that there is a nonlinear relationship between PV power and current as well as PV voltage 
and current. Therefore for getting the maximum power out of the PV array, maximum 
power point tracking (MPPT) techniques are utilized. The MPPT techniques make the 
system converge at a voltage (VMPP) and current (IMPP) such that the PV array supplies 
maximum power PMPP. Many MPPT algorithms such as perturb and observe (P&O), 
incremental conductance, ripple correlation technique, fractional open-circuit voltage, 
fractional short-circuit current etc. have been developed to get maximum power out of the 
PV array [51]. The tracking techniques are selected based on the cost, complexity, speed 
of convergence, and implementation. Due to its simplicity and straightforward 








































In the P&O MPPT algorithm (shown in Figure 7.3), PV current IPV is perturbed 
by a step size of C and the PV voltage VPV and output power PPV is observed, if the power 
increases then incremental power ΔPPV is positive or if the power decreases it is negative. 
If ΔPPV is positive, current IPV is increased in the same direction by setting the inc to 1 
and incrementing IPV by a constant step size of C. If incremental power ΔPPV is negative 
then the direction of increment is reversed by setting the inc to -1, i.e., decreasing IPV by 
C. The method is repeated until the MPP is reached. 
The speed and accuracy of the algorithm depends on the step size of the 
increments, sampling frequency, and the points at which the VPV and IPV samples are 
taken. The main disadvantage of this method is that the system oscillates around the 
MPP. The oscillations can be reduced by setting a smaller step size but that would 
compromise the speed of the system. The other drawback of this method is that the 




7.2. INTEGRATING PV ARRAY WITH DI BUCKBOOST CONVERTER 
 
The P&O MPPT algorithm is implemented for a DI buckboost converter, as 
shown in Figure 7.4, with one of the sources as the PV array and the other source as the 
battery. samples are taken at the lower peak of the PV voltage and the upper peak of PV 
current with sampling time as ts, as shown in Figure 7.5. In this case the MPPT algorithm 
does not converge to the actual maximum power point (MPP) and oscillates around point 
A with an offset from the actual MPP (as shown in Figure 7.6). The same is true when we 
take samples at the upper peak of voltage and lower peak of current. In both these cases 
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the algorithm converges at a point with an offset from the actual MPP and oscillates 











ΔPPV(t2)= PPV(t2) – PPV(t1)
ΔPPV(t2)>0inc = -1 inc = 1




















































The input current of the DI buckboost converter is discontinuous, so to draw a 
continuous current out of the PV array, a low pass LC filter is introduced at the PV array 
source. To reduce the oscillations in the input current a damping resistor is inserted in 
series with the filtering capacitor. 
The accuracy of the MPPT algorithm depends on the points at which the voltage 
and current samples are taken. Samples are taken at three different points. At first, the 
samples are taken at the lower peak of the PV voltage and the upper peak of PV current 
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with sampling time as ts, as shown in Fig. 7.5. In this case the MPPT algorithm does not 
converge to the actual maximum power point (MPP) and oscillates around point A with 
an offset from the actual MPP (as shown in Fig. 7.6). The same is true when we take 
samples at the upper peak of voltage and lower peak of current. In both these cases the 
algorithm converges at a point with an offset from the actual MPP and oscillates around 
















Figure 7.6. P&O MPPT algorithm oscillating around points A and B for samples of peak 





Taking samples of the average values of voltage and current (as shown in Figure 
7.7) ensures accurate tracking of the MPP. It can be observed from Figure 7.8 that the 
MPPT algorithm converges to the actual MPP and oscillates around it. The amplitude of 




















Figure 7.8. P&O MPPT algorithm oscillating around MPP for samples of average values 




7.3. SIMULATION RESULTS 
 
The converter is simulated with first source V1 as the PV array and the second 
source being a constant voltage source V2 = 70 V, f = 50 kHz, L = 1 mH, C = 100 µF, R = 
20 Ω, insolation is kept constant at 1000 W/m2. The PV array [47] used for the simulation 
has an open circuit voltage of 30.8 V and short circuit current of 8.7 A. For an insolation 
of 1000 W/m
2
 the maximum power supplied by the PV array is 200 W and the VMPP is 
24.5 V and IMPP is 8.16 A. The input current of the DI buckboost converter is 
discontinuous; therefore the input filter is used (as shown in Figure 7.4) so that the PV 
array supplies continuous current. The damping resistor Rf is used to reduce the 
oscillations in the current. The input filter used in this simulation has Lf = 1 µH, Cf = 150 
µF, Rf = 1 Ω.  
The sampling frequency for taking the IPV and VPV samples for the MPPT 
algorithm is decided based on the settling time of the system for a step change in Iref. The 
speed of the system also depends on the sampling frequency. It is important to choose the 
sampling time such that the dynamics of the system gets settled. Initially Iref is set to 7 A 
and the integrator gain K = 1400 (see Figure 7.4), keeping duty ratio D2 of the switch 
command S2 constant at 0.4, the system is allowed to settle, after the system is settled Iref 
is increased to 7.1 A at 0.03 s and the settling time is observed. It can be observed from 
Figure 7.9 that the system settles in approximately 2 ms, therefore, the sampling time ts is 













The system is supposed to maintain a constant voltage across the load while 
drawing maximum power from the PV array. For this purpose, a voltage compensator is 
used to generate the switch command S2. The system is simulated with Gvc(s) = 
(0.005s+1.3)/s (see Figure 7.4) and output voltage V0 is kept constant at 150 V. The 
initial value of IPV is set to 7.9 A and the step size C by which the Iref is incremented is set 
to 0.1 A. Figure 7.10 shows the simulated waveforms for the system and it can be 
observed that the output voltage is held constant at 150 V while drawing maximum 
power of 200 W from the PV array for insolation of 1000 W/m
2
. At t = 0.05 s, there is a 
step change in insolation from 1000 W/m
2
 to 1100 W/m
2
. It can be seen from Figure 7.10 
that the PV array settles to the new MPP with IPV and PPV increasing to 8.8 A and 219 W, 
respectively, while the system voltage is regulated at 150 V. The insolation levels have 
been chosen to show the application of DI buckboost converter in solar energy systems 


















































































MIPECs have been used to integrate PV array and battery, thus, making the 
system more reliable. Optimal utilization of the solar energy can be done by drawing the 
maximum available energy. Due to their non-linear characteristics, MPPT algorithms are 
used to extract maximum power out of the PV array. In this section, P&O MPPT 
algorithm has been used to explain the application of DI buckboost converter in a 
PV/battery hybrid energy system. In this system, maximum power is drawn from the PV 









In this thesis, the application and control aspects of various DIPEC topologies 
have been discussed. The application of MIPECs in solar energy systems have been 
demonstrated using the P&O MPPT algorithm. The utilization of bi-directional MIPECs 
in HEVs has also been shown. For any converter design, modeling of these converters is 
necessary for predicting the transient stability and for optimal controller design for stable 
closed loop operation. Small signal modeling is done for the DI buck converter and 
voltage and current compensators have been designed using these models. New control 
methods namely coupling control and dead-time control have been proposed for effective 
power sharing in DI buck converter. Small signal analysis of the coupling control method 
has been done to prove the superiority of the proposed method over conventional 
methods. In dead-time control, it has been shown that the dead-time between the switch 
commands directly affect the input currents. It has been proposed that in addition to 
controlling the switch commands, control of the dead-time as an additional variable can 
be done to achieve the control objective. It has been proven theoretically and by 
simulations that the proposed control methods have a better dynamic performance 
compared to conventional methods. Simulation results are in line with what has been 
predicted by the small signal models. Offset-time control method for power sharing in the 
DI buckboost converter has been experimentally verified. Results from the 
implementation show that effective power sharing is achieved by controlling the offset-
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